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Mission Objectives
SEDSAT- 1 is designed to be a low cost scientific satellite which is to be used to perform a mini-
mum of five tasks which include 1) the acquisition of a number of important parameters associated with
the tethering processes from the payloads perspective (such as accelerations incurred and imaging data of
the tether during deployment), 2) to act as a remote sensing platform for making measurements of the
Earth's Atmosphere (allowing research to be performed in such areas as vertical lightning observation, vis-
ible light spectrography, and cloud cover studies, 3) to act as a general purpose amateur radio communica-
tion satellite relaying information back to earth, 4) to demonstrate the feasibility of the deployment in low-
earth orbit of advanced technology such as the Gallium Arsenide Solar Cells, Nickel Metal Hydride batter-
ies, and multi-chip module technology and, 5) to support student's active participation in applying the dis-
ciplines of engineering and science to space-based hardware platforms.
The project includes the Three-axis Accelerometer System, TAS, Experiment which is designed to
report the accelerations that the satellite undergoes during the tethering operations and during the second
phase of the mission when the free floating satellite comes in contact with orbit debris. The SEASIS
(SEDS Earth, Atmosphere, and Space Imaging System) is another SEDSAT experiment designed to pro-
vide images of the tether during its deployment and the earth during the second phase of the mission. To
control these experiments and virtually all other satellite operations the Command Data System, CDS is
employed. This system utilizes a moderate complexity microcontroller controlled by tasks operating under
a real-time operating system to dynamically monitor and control the satellite.
The scope of this researchers efforts has been in the general area of coordinating and assisting the
student researchers with the development of the CDS and ground station interfaces. This included the low-
level CDS hardware design and the formulization of a general software plan and schedule for both the
CDS and ground station portions of the project.
Hardware Development
Figure 1 is a simplified view of the basic electrical subsystems which make up the SEDSAT- 1
design as envisioned during the beginning of the fellowship period. Although concurrent engineering prac-
tices allowed for the simultaneous design and implementation of the CDS hardware while the software was
being developed, the schedule illustrates that the design of the hardware is in the critical path and must be
completed before the integration phases of the project.
A detailed description of each subsystem appears in the UAH Document Number 0100 entitled
SEDSAT-1 Documentation and Drawing List (January 1995). The CDS hardware was partially designed
and prototyped and inadequately documented at the time of the beginning of the fellowship. A detailed
evaluation of this prototype and design revealed that there were three major problems. First, the EDAC
(single-bit correct/multiple bit detect) protected memory region was not designed to be byte addressable.
This was likely to cause extreme problems because the high-level-language compiler being used was very
likely to produced object code which performed byte accesses and the external DMA was chosen previ-
ously to be an 8 bit device which by its very nature performed byte accesses. Second, there was found to be
timing problems with the Transputer Interface IMSC011 chip which resulted in unreliable communications
with the SEASIS Experiment. Third the DMA design was incomplete and needed modification.
To allow the EDAC protected memory region to perform individual byte access, circuitry had to
be designed that would latch a byte into buffers, read the complete data word from memory, correct the
complete data word when necessary, and insert the byte to be written into the data word, generate new
check bits, and store the data word back into memory. The circuitry required for this task was not trivial
and was implemented inside an FPGA. This implementation was performed in this matter as an aid to pro-
totyping since it could be used to replace large numbers of MSI logic devices. (The actual flight hardware
might employ discrete "IlL logic if it is determined that the Ft_A devices cannot be shielded sufficiently
from radiation hazards.) At the end of the fellowship period, there still existed timing problems in this cir-
cuitry which were being resolved. The Transputei" to CDS interface was redesigned to allow both the
External 8037A DMA device and the 80186 to access its internal registers. This allowed the T805 Trans-
puter in the SCC 100 to communicate with the 80186 via its high-speed data link. A paper design was also
conducted to integrate the external DMA controller onto the CDS board to allow seamless transfer of
image data from the SEASIS experiment. Implementation of the prototype circuitry was not performed
due to problems with implementing the byte addressable memory. Analysis was also been performed to
predict the performance implications of not including the external DMA. The analysis indicates that there
is only a moderate performance penalty but the large number of unknowns present has lead to the sugges-
tion that the DMA circuit be prototyped allowing experiments to be conducted to determine its usefulness.
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Figure 1: SIMPLIFIED FUNCTIONAL DIAGRAM OF SEDSAT-1 HARDWARE
LVII-2
Software Development
Figure 2 is a complete functional description of the software tasks associated with the CDS opera-
tion whose function were identified or refined during the fellowship period. These tasks are further subdi-
vided in the detailed schedule which are included in the full report.
[ rtA_WAr_ eCmAtaZA_ON I
l
i BOOTLOADERI
V
I SPACE CRAFT OPERATING SYSTEM(SCOS)
T
l
T T T T T T T
Figure 2: Functional Description of Software Tasks for Command and Control System
Hardware Initialization Routine
This routine is to initialize all the system hardware and includes the following functions:
(1) Initialization of all CDS board external (80186) I/O and memory selects, (2) execution of a "memory
wash" of the EDAC protected RAM, (3) initialize all external peripherals including 8037A DMA, 825230
Serial Communication Controllers, INMOS CO 11 Transputer Interface Chip, 80255 Parallel Port and, (4)
upon initial start-up, copy ROM to RAM then pass control directly to SCOS for tether mission or upon
cold start (i.e. external reset) transfer program control to the Boot Loader Routine.
Bgot Loader
The boot loader task is a low-level task written in assembly language that is activated upon system
start-up or reset. It is responsible for uploading the basic operating system into system RAM. The boot
loader will be invoked each time the SCOS operating system is to be updated. To allow for the tether por-
tion of the mission to occur, the boot load will allow the SCOS operating system and all necessary applica-
tion tasks to be copied directly from the system ROM into RAM without requiring explicit commands
being sent via the RF control l inks. This code must be very robust and extensively tested since it is mission
critical.
Sp_tc.¢ Craft Operatin_ System
For improved reliability a specialized real-time operating system for the SEDSAT- 1 will be
deployed that has over 80 operating years on LEO Satellites. This operating system incorporates a real-
time multitasker which support the simplified concept of message streams for inter-task communication
and has specialized AX.25 libraries to simplify the task of satellite/ground communications. The operating
system allows for inexpensive DOS-based PC's to be used for system development and emulation.
System Administrator
A number of actual software tasks (not necessarily a one-to-one correspondence with the func-
tional description in Figttre 2) will have to be initialized and placed in the SCOS execution queue. This
task is concerned with placing the initial tasks in the instruction queue and other initialization operations.
Power Control Task
To maintain an overall positive power margin, a periodic software task will be invoked that will
monitor the current, voltage, and temperature associated with the main power system and the associated
subsystems. An algorithm will be developed which will vary the power levels associated with the tran-
sponders based upon the c_culated charge/discharge rate of the satetlite's batteries. In the event of an
energy emergency, the power control tasks contain separate software exceptions which will disable all
experiments and the Mode A transponder. This is also the default mode which the satellite is placed upon
system reset.
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This task uses information such as voltage/current readings from the solar arrays and imaging
information from the SEASIS experiments to produce current pulses to the three axis magnotorquers to
control in a closed-loop manner the attitude of the satellite.
Ground Communications
This task is concerned with the implementation of a high-level communication protocol to perform
store-and-forward operations of data obtained from the on-board experiments. This task utilizes the Bek-
TeK AX.25/University of Surey software routines which were provided as part of the SCOS operating sys-
tem to accomplish this goal.
Safety_ Tasks
These two tasks control the safety critical operations of the satellite as they reflect on Space Shut-
tie Operations. The include the enabling of the tether cutter, and the 10 meter antenna deployer. These
tasks are not uploaded until after the SEDSAT- 1 is fully deployed.
Three-axis Accelerometer (TAS) Software
This task involves recording the accelerations that are undergone by the SEDSAT- 1 along each of
its three orthogonal axes. This information will be recorded for future downlink to the ground during the
tether portion of the mission where it will be evaluated off-line to provide more information on tether
dynamics. In the secondary portion of the mission this data will be made available for use as one of the
inputs to control the attitude of the spacecraft.
SEASIS Communications
Communications with the SEASIS experiment will occur via the SCC-100 MCM's 20Mbit/sec
Transputer link through the IMSC011 interface. The data transferred in this matter will be re-packetized
and buffered to be transmitted to the ground station via the Ground Communication task. To improve the
transmission speed this operation will in most likelihood require the use of the use of an external DMA.
Mission Milestones
The following represents a list and a short description of the set of milestones determined as part
of this research, which will be used to measure the progress of the CDS/Ground Station Software portion
of the SEDSAT-1 Mission. Note that the software version numbers have the following format Vx.x, where
x.x represents the portion of functionality that the software component is expected to have when compared
to its proposed function during flight. It does not necessarily indicate the amount of effort that is required
to obtain this functionality. The milestones which are highlighted with an astrict are key MSFC milestones
agreed upon on July 6, 1995 as stated in a Memorandum for record from Rein Ise. A complete set of mis-
sion subtasks associated with software development are presented in the CDS Software Requirements
Documented.
(i) Internal CDR (start date: 8/3/95)
The SEDSAT team will present their work for an internal critical design review. It is desirable that
the team employ experts from outside their immediate group to participate in this process. All pertinent
design issues will be considered.
(ii) Assembly of CDS PC, Mother Board and Mode L Transponder Flight Hardware (9/1/95)*
At this point the main motherboard, which distributes and routes the power to the daughter boards.
and the CDS PC board should be designed, laid out, and fabricated.
(iii) Beginning of the NASA SEDSAT-1 CDR (start date: 9/15/95)*
This milestone is concerned with the initiation of the NASA Critical Design Review. The NASA
design review will be centered around Space Shuttle safety concerns.
(iv) CDS V0.5 Software Release (11/30/95)
This software release will contain the tether cutting routines, power system software, bootloader,
and functional test routines.
(V) CDS Hardware/Software Interface Verification (12/1/95)*
The CDS board will be tested utilizing the built-in functional test routines associated with CDS
Software Release V0.5.
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(vi) CDS V0.7 Software Release (1/31/96)
This software release will contain the watchdog software, antenna deployment software, and the
CDS/SEASIS communication routines.
(vii) Complete Assembly of CDS Bus (2/1/96)*
The CDS board and portions of the motherboard will be verified using the functional test routines
associated with CDS Software Release V0.7. AdditionaLly, the fail-safe reset circuitry should be imple-
mented and tested.
(viii) CDS V 1.0 Software Release (4/1/96)
This represents the full flight versions of the CDS software which will be placed in CDS ROM.
This will include all CDS V0.7 functionality with the addition of the complete CDS File System and the
magnetic stabilization routines.
(ix) Delivery of SEDSAT-1 for Environmental Testing (6/15/96)*
The SEDSAT- 1 hardware is to be delivered to MSFC to conduct a number of tests. This should be
preceded by a verification of the CDS/SEASIS hardware/software interface and the combined functional
test of all SEDSAT systems.
(x) Delivery to KSC ( 10/1/96)*
The SEDSAT-1 will be delivered to Kennedy Space Center for deployment.
(xi) Ground Acquisition V0.2 Software Release (10/15/95)
This release of the ground software will include the interface specification/demonstration of the
icon to high-level language interface definition/demonstration, the basic ground station LABVIEW front
panel/block diagram definition, and the low-level routines to fully support the ground station equipment,
GSE, port that is used to communicate with the satellite during environmental testing.
(xii) Ground Acquisition V0.5 Software Release (1/31/96)
This software release is to include the basic telemetry monitoring software including all drivers
and handlers that will be used to allow real-time data acquisition. Additionally, the protocol associated
with the command/control operations will be fully defined and implemented; future revisions should not
effect the basic function of the software only improve the ergonomics and improve efficiency.
(xiii) Ground Acquisition V0.7 Software Release (2/1/97)
In this release the flight versions of the command/control software, and the telemetry monitoring
software will be fully developed, implemented, and tested.
(xiv) Ground Acquisition V 1.0 S0ftware Release (4/15/97)
The SEDSAT program will allow individual access via amateur radio to a restricted set of func-
tions (satellite status, and imaging information) to interested parties. This software will be developed dur-
ing this time period for both the PC and Macintosh environments.
Conclusions
During this fellowship period a viable team of capable students has been assembled, a significant
number of problem areas have been identified and solutions proposed, constructive meetings have
occurred with industry representatives, and feasible schedules have been created. Greater progress could
have been made, however, if there were more care taken in the manner in which the students were assigned
engineering tasks. This resulted in the secondary portions of the design being completed ahead of schedule
and the most critical portion of the design, completion of the CDS hardware design, being delayed by sev-
eral months. This is a natural by-product of placing too much responsibility upon a single individual to
make high-level managerial decisions at the same time that same individual is expected to be designing
low-level hardware. It appears, however, that there has been a refocusing of direction which is likely to
correct this situation before it becomes critical to the overall schedule but it is unlikely that this will occur
by the scheduled time of the first NASA milestone. It is believed by this researcher that the aforementioned
problems and weakness can be overcome and that this unique project has a reasonable chance of being
ready in time for its scheduled launch.
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